Summary-Many mathematical techniques exist for factoring algebraic polynomials. Most require much computation and programming and are practical only for large machine computers. A different approach to the general problem is described. The mathematical method is an adaptation of a Taylor series approximation used to connect the problem and its formulation with a special machine implementation. The result is a simple digital computer capable of extracting the complex roots of .an rath degree polynomial.
INTRODUCTION
T HE ADVENT OF the large-scale digital computer has resulted in a general emphasis on numerical methods. This emphasis has led to many applications of digital techniques to problems having special characteristics; computers designed to capitalize on these characteristics can obtain solutions rapidly and with considerable savings in computing equipment. Reductions in preparation and programming time can result from machines designed to handle problems appearing repeatedly in practice.
In scientific computations, one universally belabored problem is that of factoring algebraic polynomials. [1] [2] [3] Many analog devices 4-10 and many mathematical methods [11] [12] [13] [14] [15] [16] [17] [18] have been developed to solve this prob-lem. A special-purpose computer has been designed and constructed at the California Institute of Technology to reduce the programming and scheduling delays involved in placing polynomials in large-scale machines.
Other reasons for its construction were the development of new computer techniques and the desire for a machine having more versatility and accuracy than any of the devices now available. This computer is designed to handle polynomials up to the sixteenth degree. Operating in the binary number system, it requires 20 flip-flops and approximately 200 germanium diodes. The operating memory is one circulating register with one clock channel on a small magnetic drum. Input is bit by bit, using a pair of switches, and output is visual on an oscilloscope. The only modifications necessary to extend this to higher degree polynomials would be a larger drum or a higher pulse density. The computer obtains the complex roots of polynomials having real or complex coefficients with an accuracy of approximately six decimal digits. Solution times average about 16 seconds per root.
PRINCIPLE OF OPERATION
The general method is that of evaluating a polynomial in the complex domain. The computer is designed to: (1) Evaluate the polynomial for successive increments in its complex argument, and (2) select the complex increment that always decreases the absolute value of the polynomial. A brief description is given of the problem preparation requirements and of the numerical accuracies attainable.
Mathematical Techniques
The computer generates values of the polynomial by repeated steps of A in its complex argument. Before each step the value ±5 = A ±jd = A is chosen such that the step will diminish the absolute value of the polynomial. In this fashion the argument is modified as the computer assumes the direct path to the nearest root. When it reaches a minimum value for the polynomial, the normal A selection causes the computer to encircle the point of minimum absolute value.
The single memory channel contains 19 word positions. The real and imaginary components of the polynomial are in the first word; in each of the following 16 words is located the corresponding derivative of the polynomial (see Fig. 1 ). These derivatives, evaluated at some convenient point such as the origin, comprise the initial input data. The computational principle is to evaluate each derivative at an incremental distance A away from the initial co-ordinate (see Fig. 2 ). This approximation is the first term of a Taylor series expansion of the polynomial. All derivatives are recomputed for each step A using this principle. For the initial root location an improved approximation formula is used with a larger value of 5. Higherorder terms could be taken from the Taylor series, but a more elegant technique is to use part of each newly computed derivative: /(z + A) = /(*) + *A/'(*) + *A/'(* + A). The (m -l) st derivative is computed:
Repeated approximations permit the computer to evaluate its polynomial for any complex argument. Coupled with the direction decision elements, the computer follows the shortest path to the nearest zero of the polynomial. Several alternatives exist for finding all n roots. The method used is to continue the normal computation cycle but to force a desired A selection. The operator chooses the direction in which he wishes to look for roots and forces the computer to move in that direction. Released, the computer seeks the nearest root. Complex conjugate roots can be eliminated immediately.
(5a) (5b)
Direction Decision
Consider the simplified approximation formula; the real and imaginary components for each step are found:
The selection of A is that which will assure A simple case illustrates the behavior of the direction control when z approximates a root to within an amount 8. Consider all signs initially plus. The sequence of decisions prescribed by the rules above forces the computer to encircle the root. The computer remains in this mode until forced in another direction.
Problem Preparation
There are two restrictions placed on the polynomial. It is necessary to convert the coefficients to binary numbers and to limit all numbers to absolute values less than 1.0. There are 30 significant binary places available for the real and imaginary components of each derivative. Numbers are absolute value with sign when positive and zero's complements with sign when negative (see Fig. 3 ). To insure that \z\ 5j| 1 for all roots, it is necessary to compute the radius of the contour in the z plane which encloses all n zeros of the polynomial
where [a&| is the largest coefficient in the polynomial.
A new argument is defined:
The computer obtains the roots of (8). The roots of the original polynomial are found using (7). To insure that the absolute value of the n derivatives never exceed 1.0, it is necessary to divide f(w) by the largest coefficient: (10) where i is the index of the largest coefficient in (8). These computations must be done manually before inserting the derivatives into the computer. This is done to retain the computational simplicity of the computer. No multiplications or divisions are provided internally.
D. Accuracy
Each step in the approximation of the function and its derivatives has a truncation error
= E -(*-2)/<«(s).
i=m+3 &l\ (11) This is the error in the approximation to the rath derivative. The error in the function itself is of the order of . The root is refined using approximation (2) with 5 = 2 -20 . In 2 10 steps this produces an error of 2~~3 2 . Roundoff errors may propagate to the twenty-first binary position in 2 10 steps so that the polynomial, its derivatives, and the value of z may be considered accurate to the twentieth binary place. The smallest increments in z are 5 = 2~~2 0 . To obtain full accuracy for all roots, it is necessary to normalize by (7) and locate the roots approximately. Full significance is obtained for the smaller roots by renormalizing the polynomial to an R just greater than the modulus of the desired root.
MACHINE DESIGN
The computer has three modes of operation: 1. Input. 2. Computation with 5 = 2~1 0 or 5 = 2-20 , 3. Direction decision.
The operational aspects of these modes have been described. This section gives a general description of the techniques by which that functional behavior is accomplished. The detailed logical design will be available from the California Institute of Technology.
Input
To describe the input routine, it is necessary to understand some of the internal features of the computer.
Input itself is so simple that it will be convenient to present a more detailed picture of the computer in this section as well.
During the first moments of the input phase the computer orients itself with respect to its internal timing. This feature arises from a general consideration of the computer configuration (see Fig. 4 To minimize the number of reading and writing heads on the drum, it was necessary to use one circulating register. This implied a single clock channel with no reference to an origin pulse on the drum. Timing signals are required, however, to indicate certain word positions; without having the circulating register exactly one drum circumference in length it is necessary to generate certain timing markers inside the register itself.
In addition to the polynomial and its derivatives, the memory channel contains two words, "z" and "A." "A" holds a marker used to add the correct A into u z." "z" holds the value of the complex argument z of the polynomial. The timing signals are those necessary to distinguish :
1. The words f(z), "A," "z,» and/«(*), 2. The internal word structure: blank bits, sign bits, real or imaginary bits, and the position of the 5th binary place.
Phase Control designates the first group of timing signals; the second group are general timing signals.
The blank bits between words may contain two markers. These markers are entered under the control of the general timing signals when the input mode switch is closed. One marker precedes the words holding/(z) and "z n ; it serves to synchronize the phase control. The other is a movable marker identifying any particular word.
The general timing signals originate in the clock channel. Originally the drum is uniformly divided into 1,344 positions. The clock channel is derived by occasionally omitting a single pulse (see Fig. 5 ). The clock pulses to operate the computer are obtained from a freerunning phantastron synchronized by pulses from the clock channel. An omitted pulse is filled in for clockpulse use by the phantastron. With one pulse omitted at a time, there is little drift. The missing pulse operates the general timing flip-flops; they change state whenever a pulse is omitted from the clock channel. Synchronization of the general timing pattern with the drum pattern is self-controlled and may take several word times after the computer is turned on. The input bits are entered via two lever switches; each bit is inserted in the word identified by the movable marker. Input is most significant bit first. The bit is placed in a flip-flop and the desired word circulates back to the memory through that flip-flop.
Computation
There are three operations in the computation mode: 1. Multiplication by |5, 2. Inversion of the bit sequences as indicated by (5), 3. Addition of the respective components.
Multiplication by |5 is done by shifting the reading heads. This is indicated in Fig. 4 ; it is also the reason for limiting the absolute values to 1.0.
Inversion merely exchanges the biplexed positions of the real and imaginary components when A changes from real to imaginary. Two flip-flops are used for the inversion, and two separate adders are used to obtain a compromise between numbers of flip-flops and numbers of diodes.
Subtraction or addition is governed by Direction Control. %5f (z) and |S/'(z+A) are always added, but their sum is added to or subtracted from /(z). The simplest technique is to combine the conversion to zero's complements of the subtrahend with the sequence inversion.
Direction Control
This is the most complicated logical operation in the computer. The decision is based on a truth table of all sign conditions in (5). The logic is derived from a similar table based on the information available internally in the computer. That is, due to sequence inversion and zero's complementation in Dl and D2 (Fig. 6) , it is
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Write necessary to consider the form in which the sign information is available. One additional limitation on the decision logic is that the modified sign bits are not all available during any one clock time.
Two flip-flops, G and H, are used to perform the decision. After each circulation of the memory channel a new value for A is determined from the new signs of f(z) and /' (z) and from the original states of G and H. Referring to Fig. 6 and using the additional notation B = odd-even clock timer, M\= reading flip-flop for/(z), !T0=Esign bit times (the real sign is in Ml during BT0 = 1, and the imaginary sign is in Ml during B-T0 = 1), the input equations to G and H are written:
These equations are given to illustrate the form in which the logical design is obtained. The bar denotes complementation and the (X) denotes the exclusive "or" operator 
The output is delayed one clock interval with respect to the input; n denotes the clock interval. The decisions produced by (12) are not exactly correct. In a few cases G and H will select the correct real or imaginary A but will give it the wrong algebraic sign. The computer takes one step in the wrong direction and then recognizes its mistake and proceeds properly. This is a situation where it is easiest to make an occasional wrong decision without hurting the functional operation of the device. Several additional diodes and an extra flip-flop would be required to make the correct decision at all times.
Physical Specifications
Two types of flip-flops are used. Those described by (13) are the first. The second kind are described by the middle two rows of (13). The second type introduces a delay and power amplification only (see Fig. 7 ). volts; the clock pulse is referenced to +20 volts.)
Note that only two power supplies are required. These supply the flip-flops, diode matrices, and the read-write amplifiers. Approximately 100 watts is dissipated exclusive of heaters.
The basic clock frequency is 80.7 kc derived from 1,344 pulses on a 5-inch drum rotating at 3,600 rpm.
Mode selection is under the control of several switches on the control panel. They are used for starting, inserting the timing markers, input, A selection, forced direc- tion control, locating the movable marker, and selecting any desired output (see Fig. 8 ).
CONCLUSION
Several observations result from the design and construction of the machine. It requires about half the equipment necessary for a medium-speed general-purpose computer of moderate memory capacity. Where there is need for its special purpose, the ready availability of the computer and its ease of programming make it a valuable scientific tool. The binary coding and bit by bit input and output are limitations, but it is still felt that the equipment savings warrant them. Even more equipment could be eliminated if certain other features of the present computer were omitted.
While the logical techniques developed for the root extractor are conceptually useful in other digital devices, the computer itself has several other uses.
The machine can be considered as a function generator in two variables in the sense that it evaluates a polynomial of high degree. Inputs are any desired x and y. Internal programming is set to approach the x and y inputs rather than to diminish |/(s+A) |. Discontinuous functions could be generated if there were some particular behavior characteristic of a higher derivative. Input could be to the derivative word position in this case.
In the field of servomechanisms the computer could be used to obtain root locus plots. A curve-plotter would be attached to read the V word in this case, and some form of internal gating would be used to indicate that a root had been located.
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